¿¡³ÊÁö ÁöÅ´ÀÌ(e-Keeper)
Last updated, March-1-2010.
Notices
Research Contents
In this subjects, To cope with the new design and change of architecture,
we constructs a programmable architecture and generates an energy-oriented software development tool-suite through the structural, behavioral,
and energy consumption management informations in embedded systems, SoC design areas. To achieve the goals of this research,
Firstly, we research about the design of EoADL, the class-based hierarchical energy-oriented ADL , captures the structural, behavioral, and energy management informations of the architecture.
Secondly, we research about the implementation of the retargetable software development tool-suite, e-Keeper, through the EoADL.
Thirdly, we research about the formalized description of the processor energy-optimization techniques. Finally, we describes the ARM-11, MIPS R4000 based on the actual EoADL.
EoADL describes the structural, behavioral, and efficient energy management techniques of the architecture and employes a simple C++-like syntax to ease specification and enhance write-ability.
Eo-Compiler and E-optimizer generates an energy efficient assembly codes through the code selection and various code optimization techniques.
Eo-Assembler translates assembly codes to object codes and then generates an EoELF, captures the informations of energy managements, using linker.
Eo-Simulator constructs the programmable execution environment and performs the execution, the verification and the energy monitoring about the EoELF together with the traditional performance evaluations.
Finally, Eo-Debugger, object code level debugger, estimates the location and consumption capacities of the energy on the Eo-Simulator.
Publications
Related Working Groups
Useful Tools
Bibliographies
- Prabhat Mishra, Nikil Dutt, "Architecture Description Languages for Programmable Embedded Systems", in System-on-Chip: Next Generation Electronics(Editor: Bashir M. Al-hashimi), The Institution of Electrical Engineers, pages 187¡220, 2006.
- R. Leupers and P. Marwedel, Retargetable Compiler Technology for Embedded Systems: Tools and Application, Kluwer Academic Publishers, 2001.
- Uli Kremer, "Compilers for Power and Energy Management", Tutorial ACM SIGPLAN PLDI2003, 2003.
- GNU Binutils(ver 2.20). http://www.gnu.org/software/binutils/
- GNU GDB(ver 7.0.1). http://www.gnu.org/software/gdb/
- Wei Qin, Sharad Malik. "Architecture Description Languages for Retargetable Compilation, in The Compiler Design Handbook: Optimizations & Machine Code Generation", CRC Press, 2002.
- Peter Marwedel, "MIMOLA-A Fully synthesizable Language" in Processor Description Languages (Editor: Prabhat Mishra, Nikil Dutt), Morgan Kaufmann, pages 35¡63, 2008.
- G. Hadjiyiannis, S. Hanano, S. Devadas, "ISDL: An Instruction Set Description Language for Retargetability", DAC'99: In Proceedings of Design Automation Conference, pages 299¡302, 1997.
- nML Description of the TCT Core Processor: http://www.retarget.com/nml, March, 2008.
- A. Halambi, A. Shrivastava, P. Grun,N. Dutt, A. Nicolau, "A Customizable Compiler Framework for Embedded Systems", SCOPES'01: The 5th International Workshop on Software and Compilers for Embedded Systems, 2001.
- A. Khare, A. Halambi, N. Savoiu, P. Grun, N. Dutt, A. Nicolau, "V-SAT: A Visual Specification and Analysis Tool for System-on-Chip Exploration", Journal of Systems Architecture, Vol. 47, pages 263¡275, 2001.
- P. Mishra, N. Dutt, "Architecture Description Language(ADL)-driven Software Toolkit Generation for Architectural Exploration of Programmable SOCs", ACM Trans. on Design Automation of Electronics Systems, Vol. 11, No. 3, pages 626¡658, 2006.
- Prabhat Mishra, Nikil Dutt, "EXPRESSION: An ADL for Software Toolkit Generation, Exploration, and Validation of Programmable SoC Architectures" in Processor Description Languages(Editor: Prabhat Mishra, Nikil Dutt), Morgan Kaufmann, pages 133¡161, 2008.
- S. Pees, A. Hoffman, V. Zivojnovic, H. Meyr, "LISA-Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures," DAC'99: In Proceedings of Design Automation Conference, 1999.
- Anupam Chattopadhyay, Heinrich Meyr, Rainer Leupers, "LISA: A Uniform ADL for Embedded Processor Modeling, Implementation and Software Toolsuite Generation" in Processor Description Languages(Editor: Prabhat Mishra, Nikil Dutt), Morgan Kaufmann, pages 95¡132, 2008.
- Associated Compiler Experts: http://www.ace.nl.
- O. Wahlen, M. Hohenauer, R. Leupers, H. Meyr, "Instruction Scheduler Generation for Retargetable Compilation", IEEE Design & Test of Computers, pages 34¡41, 2003.
- J. Ceng, M. Hohenauer, R. Leupers, G. Ascheid, H. Meyer, G. Braun, "C Compiler Retargeting Based on Instruction Semantics Models", DATE'05: In Proceedings of the Conference on Design, Automation and Test in Europe, pages 1150¡1155, 2005.
- A. Nohl, G. Braun, A. Hoffmann, "A Universal Technique for Fast and Flexible Instruction-Set Architecture Simulation", DAC'02: Proceedings of the 39th Design Automation Conference, pages 22¡27, 2002.
- Minwook Ahn, Yunheung Paek, "A New ADL-based compiler for Embedded Processor Design", International SoC Design Conference, 2005.
- Minwook Ahn, SoarGen: A User Retargetable Compiler in the Design of Embedded Systems, Ph. D. Thesis, Seoul National University, 2009.
- S. Y. Hwang, S. R. Lee, "Construction of a Retargetable Compiler Generation System from Machine Behavioral Description," Journal of Korean Institute of Communication Sciences, Vol. 32, No. 5, May 2007.
- Soner Onder, "ADL++: Object-oriented Specification of Complicated Instruction Sets and Microarchitectures" in Processor Description Languages(Editor: Prabhat Mishra, Nikil Dutt), Morgan Kaufmann, pages 247¡273, 2008.
- R. Leupers, "Code Generation for Embedded Processors", ISSS'00: in Proceedings of the 13th International Symposium on System Synthesis, pages 173¡178, 2000.
- R. Leaupers, "Compiler Design Issues for Embedded Processors", IEEE Design & Test of Computers, pages 2¡9, 2002.
- Luiz C. V. Santos, "A Retargetable Embedded Code Scheduler for SoC Design Space Exploration under Real-Time Constraints", MWSCAS'07: in Proceeding of the IEEE Midwest Symposium on Circuit & Systems, pages 233¡236, 2007.
- Jongeun Lee, Kiyoung Choi, Nikill Dutt, "Energy-Efficient Instruction Set Synthesis for Application Specific Processors", ISLPED'03: in Proceedings of International Symposium on Low Power Electronics and Design, pages 330¡333, 2003.
- Aviral Shrivastava, Nikill Dutt, "Energy Efficient Code Generation Exploiting Reduced Bit-width Instruction Set Architectures(rISA)", ASPDAC'04: in Proceedings of the Asia and South Pacific Design Automation Conference, pages 475¡477, 2004.
- H. Meyr, et al., "A SIMD Optimization Framework for Retargetable Compilers", ACM Transactions on Architecture and Code Optimization, Vol. 6, No. 1, Article 2, 2009.
- M. Hohenauer, Retargetable Code Generation based on an Architecture Description Language, Ph. D. Thesis, RWTH Aachen University, 2009.
- C. Schumacher, et al., "Retargetable Code Optimization with SIMD Instruction", CODES+ISSS'06: in Proceedings the 3th Conference on Hardware/Software Codesign and System Synthesis, pages 148¡153, 2006.
- C. V. Santos, "An Automatically-Retartable Time-Constraint-Driven Instruction Scheduler for Post-compiling Optimization of Embedded Code", LNCS 4599, pages 86¡95, 2007.
- F. Engel, et al., "Retargetable Code Optimization for Predicated Execution", DATE'08: in Proceedings of the conference on Design, automation and test in Europe, pages 1492¡1497, 2008.
- Alexandro Baldassin, Paulo Centoducatte, Sandro Rigo, Daniel Casarotto, Luiz C. V. Santos, Max Schultz, Olinto Furtado, "An Open Source Binary Generator", ACM Transactions on Design Automation of Electronic Systems, Vol. 13, No. 2, Article 27, 2008.
- Maghsoud Abbaspour, Jianwen Zhu, ¡°Retargetable Binary Utilities", DAC '02: Proceedings of the 39th annual Design Automation Conference, pages 331¡336, 2002.
- Hokyun Kim, Development of Retargetable Binutils based on Architecture Description Language, M.S. Thesis, Seoul National University, 2009.
- G. Goossens, et al., "CHESS: Retargetable Code Generation for Embedded DSP Processors", in Code Generation for Embedded Processors((Editor: P. Marwedel, G. Goossens), Kluwer Academic Publishers, 1995.
- Mehrdad Reshadi, Nikhil Bansal, Prabhat Mishra, Nikill Dutt, "An Efficient Retargetable framework for Instruction-Set Simulation", CODES+ISSS'03: Proceedings of the International Symposium on Hardware/Software Codesign and System Synthesis, pages 13¡18, 2003.
- S. Kraemer, L. Gao, J. Weinstock, R. Leupers, and H. Meyr, "A Fast Simulation Framework for Embedded Software Development:, In CODES+ISSS'07: Procedding of the 5th IEEE/ACM International Conference on Hardware/Software Codesign and System Synthesis, ACM Press, 2007.
- M. Reshadi, P. Mishra, N. Bansal, N. Dutt, "RexSim: A Retargetable Framework for Instruction-Set Architecture Simulation", CECS Technical Report #03-05, UC Irvine, 2003.
- Martin Burtscher, Ilya Ganusov, "Automatic Synthesis of High Speed Processor Simulators", Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, pages 55¡66, 2004.
- Lei Gao, Stefan Kraemer, Rainer Leupers, Gerd Ascheid, and Heinrich Meyer, "A Fast and Generic Hybrid Simulation Approach using C Virtual Machine¡°, CASE'07, pages 3¡12, 2007.
- Stefan Kraemer, Lei Gao, Jan Weinstock, Rainer Leupers, Gerd Ascheid, and Heinrich Meyer, "Hysim: A Fast Simulation Framework for Embedded Software Development", CODE+ISSS'07, pages 75¡80, 2007.
- M. Reshadi, Prabhat Mishra, Nikil Dutt, "Instruction Set Compiled Simulation: A Technique for Fast and Flexible Instruction Set Simulation", DAC'03: Proceedings of the 40th conference on Design Automations, pages 758¡763, 2003.
- Vasanth Bala, Evelyn Duesterwald, and Sanjeev Banerjia, "Dynamo: A Transparent Dynamic Optimization System", PLDI'00: Proceedings of the ACM SIGPLAN 2000 conference on Programming Language Design and Implementation, pages 1¡12, 2000.
- M. Poncino, Jianwen Zhu, "Dynamosim: A Trace-based Dynamically Compiled Instruction Set Simulator", ICCAD'04: Proceedings of the 2004 IEEE/ACM International Conference on Computer-Aided Design, pages 131-136, 2004.
- Kevin Scott and Jack Davidson, "Strata: A Software Dynamic Translation Infracture", Technical Report, Chalottesville, 2001.
- SimpleScalar: MASE. http://www.simplescalar.com
- ARM Limited. RealView ARMulator ISS User Guide(ver1.4.3), 2007. http://infocenter.arm.com
- SESC: SuperESCalar Simulator. http://iacoma.cs.uiuc.edu/~paulsack/sescdoc/, 2002.
- Jaejin Lee, et. at., "FaCSim: A Fast and Cycle-Accurate Architecture Simulator for Embedded Systems", LCTES'08: Proceedings of the Languages, Compilers, and Tools for Embedded Systems, pages 89¡99, 2008.
- N. Ramsey, D. R. Janson, "A Retargetable Debugger", SGPLAN'92: in Proceedings of the SIGPLAN'92 Conference on Programming Language Design and Implementation, pages 22¡31, 1992.
- Max R. de O. Schultz, et al., "Automatically-Retargetable Model-Driven Tools for Embedded Code Inspection in SoCs", SFM'06: in Proceedings of the Microelectronics, pages 16¡19, 2006
- Luiz C. V. Santos, "A Model-Friven Automatically-Retargetable Debug Tool for Embedded Systems", LNCS 4599, pages 13¡23, 2007.
- Uli Kremer, "Low Power/Power Compiler Optimizations" in Low-Power Electronics Design(Editor: Christian Piguet), CRC Press, 2005.
- W. Ye, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, "The Design and Use of SimplePower: A Cycle Accurate Energy Estimation Tool", DAC'00: Proceedings of the 37th Design Automation Conference, pages 340¡345, 2000.
- J. Hu, G. Chen, M. Kandemir, N. Vijaykrishnan, "Software Power Optimization" in System-on-Chip: Next Generation Electronics(Editor: Bashir M. Al-Hashimi), The Institution of Electrical Engineers, pages 289¡315, 2006.
- Robert Muth, Saumya Debray, Scott Watterson, "Alto: A Link-Time Optimizer for the Compaq Alpha," Software Practice and Experience, 2001.
- Rajeshwari Banaker, et al, "Scratch-pad Memory: A Design Alternative for Cache on-Chip Memory in Embedded Systems," Proceedings of the 10th Int. Symposium on Hardware/Software Codesign, 2002.
- Uli Kremer, Jamey Hicks, James M. Rehg, "A Compilation Framework for Power and Energy Management on Mobile Computers", Proceedings of the 14th Int. Workshop on Parallel Computing, August, 2001.
- A. Parikh, Soontae Kim, M. Kandemir, N. Vijaykrishnan, M. J. Irwin, "Instruction Scheduling for Low Power", Journal of VLSI Signal Processing, Vol 37, pages 129¡149, 2004.
- Y. N. Srikant, "Energy-Aware Compiler Optimizations", in The Compiler Design Handbook: Optimizations and Machine Code Generation 2nd Edition(Editor: Y. N. Shikan, K. A. Vardhan), CRC Press, pages 235¡265, 2008.
- Bernhard Egger, Chihun Kim, Choonki Jang, Yoonsung Nam, Jaejin Lee, and Sanglyul Min, ¡°A Dynamic Code Placement Technique for Scratch-pad Memory using Post-pass Optimization", CASES'06: In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded, Systems, pages 49¡57, 2006.
- Jihong Kim, T. Simunic Rosing, "Power-aware resource management techniques for low-power embedded systems", in Handbook of Real-Time and Embedded Systems(Editors: I. Lee, J. Leung and S. Son), CRC Press, pages 351¡388, 2007.
- C. W. Fraser, D. R. Hanson, A Retargetable C Compiler: Design and Implementation, Addison-Wesley, 1995.
- LCC, A Retargetable Compiler for ANSI C: http://www.cs.princeton.edu/software/lcc/
- Joe Heinrich, MIPS R4000 Microprocessor User's Manual 2nd Edition, MIPS Technologies, Inc., 1994.
- ARM Limited, ARM11 Technical Reference Manual, 2007. http://infocenter.arm.com
Contacts: (Tel.) : +82-33-730-0486 | (Fax.) : +82-33-730-0480 |(E-mail) kkman@sangji.ac.kr